. Connection of n − 1 series-connected PVAs to the grid (or ac load) through an n-level three-phase diode-clamped inverter. modulation (PWM) switching pattern [9] , [10] , [13] [14] [15] , [18] , [28] [29] [30] [31] [32] .
Many authors proposed PWM strategies for capacitor voltage balancing to avoid extra cost when using active front-end or balancing circuit. This method is found to have limitation on the range of operation with the changing of the power factor and modulation index [19] , [20] , [29] . Once a PWM strategy is employed for dc-link capacitor voltage balancing, solving problems such as total harmonic distortion, common-mode voltage cancellation, and leakage current elimination with the same strategy is not feasible. It has been pointed out in the introduction of [33] that capacitor voltage balancing and commonmode voltage cancellation cannot be achieved concurrently in a multilevel inverter.
In photovoltaic (PV) power systems, a conventional twolevel inverter is supplied by the series connection of PV arrays (PVAs). Partial shading, dust, and disparity in panel aging (yellowing) cause differences in the V − I characteristic of the PV string. The differences result to the rise of several local maximum power points in the string P − V curve that leads to the reduction of the power generated from its potential maximum [15] , [28] . It is more practical to install PV with fewer series connections and more on parallel connection [34] . Some authors proposed a substitution of the conventional twolevel inverter by a multilevel inverter [28] , [35] [36] [37] [38] . The series of independently controlled PVAs placed parallel to every dclink capacitor is shown in Fig. 1 . By using this configuration, the n-level inverter will need n − 1 sets of PVAs.
In this paper, a three-level boost converter (TLBC) is used to supply a five-level diode-clamped inverter as shown in Fig. 2 .
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. In energy conversion system, a boost chopper is often used due to its simple topology and control method [23] [24] [25] , [39] . The TLBC has advantages in high power applications such as reduced switching losses and reduced reverse recovery losses of the diode [23] . With reduced inductor current ripple in TLBC, a smaller size inductor can be used in TLBC compared to the conventional boost converter [26] . DC-link capacitor voltage balancing is performed using a combination of active front-end and balancing circuits. TLBC is used to balance the two inner capacitors, C1 and C2, and another balancing circuit is used to balance the outer capacitors, C1 and C4, by transferring the charge from the inner capacitors to the outer capacitors. All control functions for TLBC, balancing circuits, and the five-level inverter are implemented fully in software with a Texas Instruments TMS320F28335 digital signal controller (DSC). Laboratory experiment results are obtained from a 1.1-kW prototype. The proposed configuration is suitable for a grid-connected PV system which operates in unidirectional power flow. The prototype is tested for various load power factor conditions to evaluate its performance at a high modulation index.
II. INNER CAPACITOR BALANCING WITH TLBC
The circuit diagram of TLBC is shown in Fig. 2 . The switches S1 and S2 are turned on and off alternately. shows the switching signal waveforms and inductor current i Ls for duty ratios (D < 0.5). From t 0 to t 1 , S1 is on, and S2 is off; moreover, the inductance current flows in the circuit marked with thick solid lines in Fig. 4 (a). The energy is stored in the inductance, capacitor C3 is charged, and V C3 gradually rises. From t 1 to t 2 and t 3 to t 4 , S1 and S2 are off, and current flow is marked in Fig. 4 (b). The energy stored in the inductance is transferred to C2 and C3. From t 2 to t 3 , S1 is off, and S2 is on. The inductance current flows in the circuit marked in Fig. 4 
(c).
The energy is stored in inductance, capacitor C2 is charged, and V C2 gradually rises. Capacitors C2 and C3 can be charged differently to the desired voltage level by controlling the duty ratios D. Increasing the time duration from t 0 to t 1 will increase the voltage at capacitor C3, and increasing the time duration from t 2 to t 3 will increase the voltage at capacitor C2.
TLBC can be operated in five different algorithms [26] . In this paper, only one algorithm where the time switching of S1 and that of S2 do not overlapped each other is used.
The boost feature of the TLBC can be written as
where D is the duty ratio of this algorithm (2t 1 /T ). D is varied from 0 to 1. The current ripple for the conventional boost inverter can be written as
where T sw is the switching frequency of the conventional boost converter. The current ripple for TLBC operation is
where f sw is the switching frequency of the conventional boost converter.
From (2) and (3), it shows that the current ripple of TLBC is half of the ripple produced by the conventional boost converter. It suggests that an inductor of smaller size can be used in the TLBC.
To ensure the equal voltage of capacitors C2 and C3, a voltage balancing controller for TLBC, shown in Fig. 5 , is used. The duty ratio of the boost switches S1 and S2 is controlled by using a proportional-integral-derivative (PID) controller where V ref is the desired dc voltage at C2 and C3. The PID controller for voltage regulation is designed to have a proportional gain (Kp) of 20, an integral gain (Ki) of 0.003, and a derivative gain (Kd) of 10.
Normally, by using a passive method [11] , [12] , the dc source is connected between outer capacitors C1 and C4 as shown in Fig. 2 , which is four times the individual capacitor voltage level. More series strings of PV panels need to be used to provide higher voltage which is impractical in PV installation [34] . The proposed configuration requires lower voltage level as shown in Fig. 4 , where the outer capacitors are not supplied directly from the TLBC. This method is more practical since only one set of PVAs with fewer series-connected PV panels is used. 
III. OUTER CAPACITOR BALANCING
Outer capacitors C1 and C4 are controlled by using the balancing circuit shown in Fig. 6 . The voltage at C1, V c1 , is charged to the voltage level equal to V c2 , and the voltage at C4, V c4 , is charged to the voltage level equal to V c3 by adjusting the duty ratio of S3 and S4, respectively. Fig. 7 shows the PID controllers used to balance the upper capacitor C1 and lower capacitor C4.
The controller is designed with the value Kp = 10, Ki = 0.001, and Kd = 10. Increasing the duty ratio of S3 and S4 will reduce the charging time of V C1 and V C4 , respectively. However, if the duty ratio is too high, the middle capacitors C2 and C3 will overdischarge and reduce the voltage at these capacitors. To solve this problem, the controller in Fig. 7 must operate at a slower rate than the TLBC controller shown in Fig. 5. Fig. 8 shows the simulation result performance of both the PID controllers balancing all four dc-link capacitors.
During steady state, the upper inductor and lower inductor currents flow continuously (ILu(t) > 0 and ILd(t) > 0). Therefore, the time integral of the inductor voltage over one time period must be zero
If V C2 and V C1 are equal in magnitude, the steady-state duty cycle of switch S3 will be 0.5. The duty cycle for switch S4 will also be 0.5 if V C3 is equal to V C4 .
IV. SIMULATION RESULTS
The proposed configuration has been simulated using MATLAB/Simulink for the BLTC connected to a five-level diode-clamped inverter. The switching frequency of the BLTC was 5 kHz. To examine the balancing of dc-link capacitor voltage, a five-level diode-clamped inverter with a high modulation index of 1.0 is connected to variations of the load power factor.
The results, including dc-link capacitor voltages, inductor current (I Ls ), inverter load voltages, and inverter load current, are shown in Fig. 9 . The magnitude of the reference load voltage is 200 Vrms, the magnitude of the reference dc-link capacitor voltage is 82 V, and the RL load is 150 Ω and 28.7 mH. The frequency of the load voltage is 50 Hz, and the power factor of the load is 0.99. Fig. 9(a) shows the dc-link voltage of 82 V and the BLTC inductor current of 3.2 A. The dc-link voltages have been regulated with small errors, and the performance of the five-level inverter is shown in Fig. 9(b) .
The performance of the system is examined for lower power factor and higher frequency. The inverter reference frequency is increased to 100 Hz, and the load power factor is reduced to 0.95 with the RL load of 54.7 Ω and 28.7 mH. The dclink capacitor voltage, load output voltage, and load current are illustrated in Fig. 10 .
To examine with more inductive load, the load resistance is decreased to 24 Ω. Therefore, the power factor has decreased to 0.8, and the dc-link capacitor voltage, load output voltage, and load current are presented in Fig. 11 . It can be observed from Figs. 9-11 that the dc-link voltage balancing performs well at a high modulation index and various power factor conditions. The inverter performance also has not been affected by the power factor change.
V. EXPERIMENTAL RESULTS
For the verification of the simulation results, the laboratory experiment setup shown in Fig. 1 has been developed and tested. The controllers for the boost three-level converter and inverter have been developed on a Texas Instruments TMS320F28335 DSC. The parameters of the system are shown in Table I . To validate the performance of the system with a high modulation index regardless of changing the load power factor, three experiments have been conducted and evaluated. Fig. 13 shows the experiment results when the inverter is supplying a highly resistive load (power factor of 0.9). The frequency of the inverter reference is 50 Hz, and the RL load of the inverter is 150 Ω and 28.7 mH. It can be observed that the dc-link capacitor voltage regulates at 82 V with small errors and the five-level diode-clamped inverter operates satisfactorily.
To examine the performance of the system for higher frequency and lower power factor, the inverter reference frequency is increased to 100 Hz, and the resistor load is decreased to 54.7 Ω. Therefore, the load power factor decreases to 0.95. The TLBC inductor current, load voltage, and load current are illustrated in Fig. 14(a) . DC-link voltages are shown in Fig. 14(b) .
To examine a more inductive load, the resistive load is decreased to 20 Ω; therefore, the power factor has decreased to 0.8. The TLBC inductor current, load voltage, and load current are illustrated in Fig. 15(a) , and dc-link voltages are shown in Fig. 15(b) . It can be seen from Figs. 13-15 that the dc-link capacitor balancing performance is not affected by the changing of the load power factor, even though the inverter has operated at a high modulation index.
VI. CONCLUSION
This paper has proposed a new configuration to balance the dc-link capacitor voltages of the five-level diode-clamped inverter. Connecting a TLBC at the input of the inverter regulates the two inner dc-link capacitors' voltage at the desired level with the changing of the converter dc source and, at the same time, provides voltage balancing. Balancing circuits are added to balance the voltage of the two outer capacitors.
Overall, the investigations show that the proposed converter operates well in various load power factor conditions. This configuration is suitable for the grid-connected PV system due to the unidirectional power transfer. In addition, only one set of PVAs is needed instead of four sets of independently controlled PVAs required to supply the inverter in the conventional system. 
